



LINGAYA'S
VIDYAPEETH

Deemed-to-be University
u/s 3 of UGC Act 1956

choose to know

LINGAYA'S VIDYAPEETH

Deemed-to-be University,
u/s 3 of UGC Act, 1956 / MHRD, Govt. of India

DEPARTMENT OF
ELECTRONICS & COMMUNICATION ENGINEERING

P R E S E N T S



ModelSim
Advanced Simulation and Debugging

Introduction to FPGA

Hands-on with Intel development board DE2i-150
using Quartus & ModelSim

RESOURCE PERSONS



Dr. Javalkar Dinesh Kumar
Assoc. Professor, ECE



Dr. Namrata Bansal
Asst. Professor, ECE



Mr. Jayaraj V S
Asst. Professor, ECE



Registration Link

<https://forms.gle/nbud6LsaentRmUiC6>

Registration Fee

₹500

Last Date of Registration : 28th June 2024, 5:00 pm

01st - 06th
JULY 2024

E-certificate will be provided.

www.lingayasvidyapeeth.edu.in

Cont.: Dr. Javalkar Dinesh Kumar - 9182776604, Namrata Bansal - 8130691647, Jayaraj V S - 9946005469

INTRODUCTION TO FPGA

Hands-on with Intel development board DE2i-150
using Quartus & ModelSim

SCHEDULE

Day 1 : Session 1 : Introduction to FPGA

Session 2 : Introduction to Quartus- II Version 13.1

- Installation & Licensing

Session 3 : Introduction to Verilog

- Coding
- Introduction to ModelSim

Day 2 : Session 1 : Code implementation in various models

Session 2 : Getting familiarized with Test Benches

Day 3 : Advanced Programming with Testbenches

- Flip-Flops
- Counters
- Registers

Day 4 : Session 1 : Introducing Intel Altera Development Board,
DE2i-150

Session 2 : Coding with Altera FPGA board and Hardware
Implementation

Day 5 : Hands-on Problem Solving Session

Day 6 : Quiz and Certificate Distribution

